Principal Engineer Design Enablement
Santa Clara, California, United States
4d ago

Job Description


2600 GreatAmerica Way, Santa Clara, CA 95054

Position Title : PrincipalEngineer Design Enablement

Hours : Monday Friday, 8 : 00 am to 5 : 00 pm

Summaryof Duties :

Performadvanced node PDK qualification activities and develop QA methodologies.Interface with various development teams and develop and debug test structureswithin internal regression testing flow.

Develop and debug QA automationsoftware. Debug errors reported by internal groups, customers, and externalgroups for the following advanced node PDK modules : Design Rule Check (DRC),Layout vs. Schematic (LVS).

Positionrequires a Master’s degree Electrical Engineering or Computer Engineering and 1year of experience in the job offered or as a Programmer Analyst, or relatedrole.

Position requires : Demonstratedprogramming skills using Cadence SKILL, Perl, Shell, C++, Python. Knowledge ofor experience using UNIX environment.

Knowledge of or experience using CadenceVirtuoso, CalibreDRV, and Calibre svrf. Knowledge of or experience usingparasitic extraction.

Experience may be gained concurrently through graduatedegree curriculum, co-op, or internship.

GLOBALFOUNDRIES is an Equal Opportunity / AffirmativeAction employer. All qualified applicants will receive consideration foremployment without regard to race, color, religion, gender, sexual orientation,gender identity, national origin, disability, or protected Veteran status.

Report this job

Thank you for reporting this job!

Your feedback will help us improve the quality of our services.

My Email
By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
Application form